

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPERTY OF INTEL CORPORATION. THIS DRAWING IS LOANED TO YOU BY INTEL CORPORATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

ZONE		REV	DESCRIPTION	REV	DATE	APPROVED
A		ECO	14-0480			

REFERENCE DESIGNATOR		TYPE	GND	+5V	+12V	-12V
U84	74LS02	7	14			
U73	74LS04	7	14			
U78,79	7416	7	14			
U52	74LS08	7	14			
U75	74LS10	7	14			
U76	74LS11	7	14			
U71	74LS14	7	14			
U66,72,85	74LS32	7	14			
U39,53	74LS85	8	16			
U26,51	74LS138	8	16			
U67	74LS139	8	16			
U40,55,74,77	74LS161	8	16			
U80,81,82	74LS164	7	14			
U38	74LS138	8	16			
U42,86	74LS244	16	20			
U83	74LS279	8	16			
U69,70	74LS367	8	16			
U9,17	74LS373	10	20			
U9,16,18,25,30-37,43-50	2114AL	9	18			
U61,62	2141-5	9	18			
U59,60	2732A	12	24			
U7	8031	20	40			
U41	8041A	20	40			
U64	8155-2	20	40			
U54	8243	12	24			
U29	8251A	4	26			
U65	8304	10	20			
U27	7518B	7	14			
U28	7518SA	7	14			
U87	LM324	11	4			
U63	3622A-2	8	16			

4. THE FOLLOWING REF DESIG'S ARE NOT TO BE ASSIGNED TO THIS SCHEMATIC: C1-5, D51-3, J1, R1-20, U1-6. THEY ARE ASSIGNED TO THE DISPLAY BD - SCHEMATIC NO. 162075.

3. DEVICES INDICATED WITH AN ASTERISK (*) ARE NOT SHIPPED WITH MINIMUM CONFIGURATION KIT.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.


1. ALL RESISTANCE VALUES ARE IN OHMS.


NOTES: UNLESS OTHERWISE SPECIFIED

DS1-3 C1-C5	USED ON ASSY NR 162073	QUANTITY PER DASH NO.	ITEM NO.	PART NUMBER	DESCRIPTION
J1 R1-R20, R41 U1-U6		UNLESS OTHERWISE SPECIFIED: 1. DIMENSIONS ARE IN INCHES. 2. BREAK ALL SHARP EDGES. 3. DO NOT SCALE DRAWING. 4. TOLERANCES: ANGLES ± 0° HOLE ± .005 SURFACE FINISH J	SIGNATURE	DATE	3480
LAST USED	NOT USED	SDK 51	TITLE CPU BOARD SDK 51		
REFERENCE DESIGN	NEXT ASSY	WELD ON	REV D 14 01 162072 A		

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS ARE NOT TO BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.


DWG NO. 162072		REV. 2	REV. A	
ZONE	REV.	DESCRIPTION	BY	CHK
SEE SHEET 1				






DRAWN <u>J. C. MERRILL</u>	SIZE	CODE	CLASS	DWG NO.	REV
	D	14	01	162072	A
ISSUED	SCALE	NONE			SHEET 3


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RECEIVED IN CONFIDENCE AND ITS CONTENTS MUST BE KEPT UNCLASSIFIED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.




THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS ISSUED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

DWG NO. 162072		REV. 5	BY. A
REVISIONS		DATE	APPROVED
ZONE	REV	DESCRIPTION	BY
SEE SHEET 1			







REVISION TABLE

REV	DESCRIPTION	DATE	BY	CHK	APP
1	SEE SHEET 1				

COMPONENTS AND CONNECTIONS:

- 75185A (U2B):** Used for signal processing in the SERIAL I/O section.
- 75186A (U27):** Used for signal processing in the SERIAL I/O section.
- 75189A (U2B):** Used for signal processing in the SERIAL I/O section.
- LM324 (U87):** Used for signal processing in the CASSETTE INTERFACE section.
- LM324 (U87):** Used for signal processing in the CASSETTE INTERFACE section.
- LM324 (U87):** Used for signal processing in the CASSETTE INTERFACE section.

RESISTORS: R45 (4.7K), R46 (27K), R47 (100), R32 (33K), R33 (15K), R34 (27K), R35 (100), R36 (10K), R37 (470), R38 (10K), R39 (2.7K), R40 (33K), R41 (100K), R42 (15K).

CAPACITORS: C60 (.001), C59 (.01), C61 (.01), C62 (.001), C58 (.001), C57 (.001).

DIODES: CR4 (IN4148), CR3 (IN4148), CR2 (IN4148).

LED: D54 (LED).

TRANSISTORS: 2N3906 (Q1).

POWER SUPPLY: +5V, -12V.

GROUNDING: GND.


Labels: CLEAR TO SEND JB-5, 7A2 RTS/, 1A6 TTLHI, 7A2 TxD, IC3 PBI, CUR LP RX DATA (-), 7C2 CASOUT, E55, E54, E52, E53, MICROPHONE INPUT, CASSETTE INTERFACE, CASSETT 7DB.

		SIZE	CODE	CLASS	DWG NO.	REV
DRAWN <u>JIM CHERMAN</u>		D	14	01	162C72	A
CHECKED		SCALE	NONE			SHEET E

THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RELEASED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITHOUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

D

7C2 UPIBUS C
1A6 TTLHIZ
7D2 D*PLYCLK
5A2 RESET/



161072

ZONE	REV	DESCRIPTION	DET	CHK	DATE	APPROVED
		SEE SHEET 1				

D

10 15 16 11 13 12 14 17
J7-12 KDTIME 0
J7-13

